



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/892,506	06/28/2001	Jin Murayama	107317-00032	4994
75	90 02/24/2006	EXAMINER		
ARENT FOX	KINTNER PLOTKIN	VIEAUX, GARY		
Suite 600	ut Avenue, N.W.		ART UNIT	PAPER NUMBER
Washington, DC 20036-5339			2612	

DATE MAILED: 02/24/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Applic	Application No. Ap		pplicant(s)			
		09/892	2,506	MURAYAMA ET AL.				
		Exami	ner	Art Unit				
			. Vieaux	2622				
Period fo	The MAILING DATE of this communic or Reply	cation appears on	the cover sheet	with the correspondence a	ddress			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAN Assions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this community of the reply is specified above, the maximum state to reply within the set or extended period for reply we reply received by the Office later than three months afted patent term adjustment. See 37 CFR 1.704(b).	AILING DATE OF if 37 CFR 1.136(a). In no inication. utory period will apply an vill, by statute, cause the	THIS COMMUN b event, however, may d will expire SIX (6) Mapplication to become	NICATION. a reply be timely filed ONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).				
Status								
1) 🖂	Responsive to communication(s) filed	d on 17 January 2	2006.					
/	,—							
٠,١	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims	<u>-</u> <i>p</i>	,	, ,, ,,, ,,,,				
· _		the application						
-	Claim(s) <u>1 and 3-17</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) is/are allowed.							
	Claim(s) 1 and 3-17 is/are rejected.							
7)∐	Claim(s) is/are objected to.	ion and/or alactic	n roquiroment					
8)[_	Claim(s) are subject to restrict	ion and/or electio	n requirement.					
Applicati	on Papers							
9)	The specification is objected to by the	Examiner.						
10)	The drawing(s) filed on is/are:	a) accepted or	b) objected t	o by the Examiner.				
	Applicant may not request that any object	ion to the drawing(s) be held in abey	ance. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including t	the correction is req	uired if the drawir	ng(s) is objected to. See 37 C	FR 1.121(d).			
11)	The oath or declaration is objected to	by the Examiner.	Note the attach	ed Office Action or form P	TO-152.			
Priority ι	ınder 35 U.S.C. § 119							
12)	Acknowledgment is made of a claim fo	or foreign priority	under 35 U.S.C	. § 119(a)-(d) or (f).				
a)[☐ All b) ☐ Some * c) ☐ None of:							
	1. Certified copies of the priority d							
	2. Certified copies of the priority d			· · · · · · · · · · · · · · · · · · ·				
	3. Copies of the certified copies o	f the priority docu	ments have bee	en received in this Nationa	l Stage			
	application from the Internation	al Bureau (PCT F	Rule 17.2(a)).		•			
* \$	see the attached detailed Office action	for a list of the ce	ertified copies no	ot received.				
Attachmen	i(s)							
_	e of References Cited (PTO-892)		4) Interview	v Summary (PTO-413)				
	e of Draftsperson's Patent Drawing Review (PT		Paper N	o(s)/Mail Date	TO 450'			
	nation Disclosure Statement(s) (PTO-1449 or P r No(s)/Mail Date	TO/SB/08)	5) Notice o	f Informal Patent Application (PT	U-152)			
· T -					_ ^/			

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 7, 2006 has been entered.

10

15

5

Response to Amendment

In response to the Office Action dated August 25, 2005, claims 1, 5, 8, 9, 12, and 17 have been amended. Claim 2 has been previously cancelled.

In response to Applicant's amended claims 5, 12, and 17, the Examiner finds the amendments to correct indefinite language found in claims 5 12, and 17, and therefore the previous 35 U.S.C. §112 rejections to claims 5 and 12 are hereby withdrawn.

Response to Arguments

Applicant's arguments with respect to claims 1 and 8 have been considered but are most in view of the new ground(s) of rejection.

Applicant's arguments with respect to claims 3, 9, 10, 15 and 16 have been fully considered but they are not persuasive.

10

15

Applicant submits that the Miwada reference (US 5,220,210) teaches away from the Hatta reference, citing for support lines 10-22 of column 1 (Remarks dated January 7, 2006, p.10-11.) The Examiner respectfully disagrees.

Applicant suggests that "Miwada teaches away from locating and distributing bonding pads at 'a periphery of the circuit region,' in order to avoid 'substantial invalid or empty area' which otherwise 'inevitably occur[s] in a peripheral region of the circuit region." (Remarks dated January 7, 2006, p.11, citing Miwada col. 1 lines 19-22.)

However, taking the Miwada reference as a whole, one finds that the isolated passage cited by the Appilcant is a reference to the description of the related art the time of Miwada and is presented to illustrate the shortcomings of the current state of conventional linear image sensors at the time of the Miwada invention ('210 – col. 1 lines 9-61.) In fact, it is the object of Miwada "to provide a linear image sensor which has overcome the above mentioned defect of the conventional one", and "to provide a linear image sensor having a minimized empty area" ('210 – col. 1 lines 63-68), by clearly teaching bonding pads which are disposed outer than a circuit region with respect to a longitudinal direction (figs. 1 and 2 indicators a_n; col. 2 line 65 – col. 3 line 2.)

Therefore, based on the foregoing findings, the Examiner respectfully maintains the 35 U.S.C. § 103(a) rejections to claims 3, 9, 10, 15 and 16.

Application/Control Number: 09/892,506

Art Unit: 2612

10

15

20

25

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 4, 5, 8, 11, 12, and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Hatta (US 5,087,964), in view of Masuda et al. (US 5,249,055), in view of Ishii et al. (US 6,022,792), in view of Examiner's Official Notice.

Regarding claim 1, Applicant, in the Background of the Invention, discloses a linear image sensor chip comprising a semiconductor substrate having an elongated shape (p. 1 line 20), an image pickup section formed on said semiconductor substrate (p. 1 lines 20-21), said image pickup section including (i) at least one photodiode group composed of a plurality of photodiodes formed in one surface of said semiconductor substrate along a longitudinal direction of said semiconductor substrate (p. 2 lines 7-9) and (ii) a charge transfer element provided for each said photodiode group (p. 1 lines 23-24), a peripheral circuit section (p. 3 lines 3-5), a plurality of bonding pads formed on the surface of said semiconductor substrate outer than said at least one photodiode group with respect to the longitudinal direction, each of said bonding pads having an exposed surface (p. 3 lines 6-11), a light-suppressing layer formed above said semiconductor substrate and covering a peripheral area (p.3 lines 16-17), and bonding wires connecting the bonding pads with lead electrodes (p.3 lines 18-21.)

5

10

15

20

The AAPA is not found to explicitly disclose the light-suppressing layer covering a peripheral area of each said photodiode, the peripheral circuit section being formed on said semiconductor substrate and disposed outer than said image pickup section with respect to the longitudinal direction, or the bonding pads having an exposed central surface area, or a plurality of metal lines formed on the surface of said semiconductor substrate, each of said metal lines having an end connected to one of said bonding pad and another end connected to said peripheral circuit or said charge transfer element, or a passivation layer formed to cover an outer surface area of each of said bonding pads.

Nevertheless, Hatta teaches a light-suppressing layer which only allows light to pass through to an image area (fig. 1 and 2 indicator 7; col. 1 lines 24-33.) It would have been obvious to one of ordinary skill in the art at the time of the invention to include the light-suppressing layer to cover everywhere but where the light strikes the image area as taught by Hatta, with photodiodes of the image sensor as taught by the AAPA, in order to ensure the only light intended to strike the photodiode reaches the photodiode, as well as to prevent light from radiating to a part other than the imaging area.

Known

Further, it is well known in the art to provide a peripheral circuit section formed on a semiconductor substrate and disposed outer than an image pickup section with respect to the longitudinal direction as demonstrated by Masuda (figs. 10 and 4a indicator 7.) It would have been obvious to one of ordinary skill in the art at the time of the invention to include circuitry peripheral to the photodiodes (figs. 10 and 4a indicator 4) and the charge transfer elements (figs. 10 and 4a indicator 5) as taught by Masuda,

10

15

20

with the image sensor as taught by Hatta and the AAPA in order to minimize the width of the image sensor chip, resulting in a more compact image sensor, which is particularly important in full-page-width imaging.

Additionally, Ishii is found to teach both bonding pads having an exposed central surface area (fig. 2 indicator 9) and a passivation layer formed to cover an outer surface area of each of said bonding pads (fig. 2 indicator 10, col. 2 lines 10-13.) It would have been obvious to one of ordinary skill in the art at the time of the invention to provide for an exposed central surface area of the bonding pads, as well to cover an outer surface area of each of said bonding pads with a passivation layer as taught by Ishii, with the the image sensor as taught by Hatta, Masuda and the AAPA, in order to allow for connection of the bonding wires to the bonding pad and for insulation of the substrate components, respectively.

Official Notice is taken regarding the etching of metal lines on a semiconductor substrate for the purposes of forming bonding pads, interconnects and trace runs; a practice that is well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time of the invention for the image sensor as taught by Hatta, Masuda, the AAPA, and Ishii to include a plurality of metal lines formed on the surface of said semiconductor substrate, each of said metal lines having an end connected to one of said bonding pad and another end connected to the circuitry peripheral to the photodiodes in order to be able to pass signal from the photodiodes to the bonding pads and eventually to circuitry external to the semiconductor substrate for

5

10

15

20

additional processing, such as to a printing apparatus, an image memory or an image display device.

Regarding claim 4, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 4 (see the 103(a) rejection to claim 1 <u>supra</u>) including teaching an image sensor chip wherein said light-suppressing layer covers also said peripheral circuit section (figs. 1-3 indicator 7; col. 1 lines 24-26; in which Hatta teaches the light shielding plate prevents light from radiating to a part other than the imaging area.)

Regarding claim 5, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 5 (see the 103(a) rejection to claim 1 supra) including teaching an image sensor chip wherein said light-suppressing layer covers said metal lines at least in a region sideward along said at least one photodiode group (figs. 1-3 indicator 7; col. 1 lines 24-26; in which Hatta teaches the light shielding plate prevents light from radiating to a part other than the imaging area.)

Regarding claim 8, Applicant, in the Background of the Invention, discloses a linear image sensor comprising a package including a bottom portion, sidewall portions and a lid portion (p. 3 lines 13-17), and a plurality of lead electrodes, passing through said sidewall portions, and reaching an external space (p. 3 lines 18-19), said bottom portion and said sidewall portions being made of light shielding material (p.3 lines 14-15) and said lid portion having a window made of transparent material (p. 3 line 15), a linear image sensor chip fixed in the inner space of said package (p. 3 line 13), said linear image sensor chip including (1) a semiconductor substrate (p. 1 line 20) having

5

10

15

20

an elongated shape along a direction generally coincident with the longitudinal direction (p.2 lines 7-9), (2) an image pickup section formed on said semiconductor substrate, said image pickup section including (i) at least one photodiode group composed of a plurality of photodiodes formed in one surface of said semiconductor substrate along a longitudinal direction of said semiconductor substrate (p. 2 lines 7-9) and (ii) a charge transfer element provided for each said photodiode group (p. 1 line 23-24), (3) a peripheral circuit section (p. 3 line 3-5), (4) a plurality of bonding pads formed on the surface of said semiconductor substrate outer than said at least one photodiode group with respect to the longitudinal direction of said semiconductor substrate, each of said bonding pads having an exposed surface (p. 3 lines 6-11), a light-suppressing layer formed above said semiconductor substrate and covering a peripheral area (p.3 lines 16-17), and a plurality of bonding wires each electrically connecting one of said lead electrodes to a predetermined one of said bonding pads (p. 3 lines 18-21.)

The AAPA is not found to explicitly disclose a package defining an elongated inner space, the lead electrodes extending from an end region of the elongated inner space, the lid portion having an elongated window, the semiconductor substrate being generally coincident with the longitudinal direction of said bottom portion, the peripheral circuit section formed on the semiconductor substrate and disposed outer than said image pickup section with respect to the longitudinal direction of said semiconductor substrate, each of the bonding pads having an exposed central surface area, a plurality of metal lines formed on the surface of the semiconductor substrate, each of the metal lines having an end connected to one of the bonding pads and another end connected

10

15...

20

to the peripheral circuit or the charge transfer element, and a light-suppressing layer formed above the semiconductor substrate and covering a peripheral area of each said photodiode, or a passivation layer formed to cover an outer surface area of each of said bonding pads.

Nevertheless, Hatta is found to teach a package defining an elongated inner space (fig. 3), the lid portion having an elongated window (fig. 3 indicator 22), and a semiconductor substrate (fig. 3 indicator 14) being generally coincident with the longitudinal direction of the package (fig. 3.) It would have been obvious to one of ordinary skill in the art at the time of the invention to construct a package as taught by Hatta, with the image sensor as taught by the AAPA, so that the elongated semiconductor substrate of the line image sensor taught by the AAPA would be accommodated within the package.

Hatta further teaches the lead electrodes extending from an end region of the elongated inner space (fig. 16 indicators 5 and 6.) It would have been obvious to one of ordinary skill in-the art at the time-of the invention to located the lead electrodes at the end regions as taught by Hatta, in order to coincide with the bonding pads, which are located outer than the photodiode group with respect to the longitudinal direction of the semiconductor substrate of the image sensor as taught by the AAPA, and therefore requiring the less wiring due to a shorter distance, as well as potentially less chance of requiring wires to cross.

Hatta also teaches a light-suppressing layer which only allows light to pass through to an image area (fig. 1 and 2 indicator 7; col. 1 lines 24-33.) It would have

5

10

20

been obvious to one of ordinary skill in the art at the time of the invention to include the light-suppressing layer to cover everywhere but where the light strikes the image area as taught by Hatta, with photodiodes of the image sensor as taught by the AAPA, in order to ensure the only light intended to strike the photodiode reaches the photodiode. as well as to prevent light from radiating to a part other than the imaging area.

Page 10

Further, it is well know in the art to provide a peripheral circuit section formed on a semiconductor substrate and disposed outer than an image pickup section with respect to the longitudinal direction as demonstrated by Masuda (figs. 10 and 4a indicator 7.) It would have been obvious to one of ordinary skill in the art at the time of the invention to include circuitry peripheral to the photodiodes (figs. 10 and 4a indicator 4) and the charge transfer elements (figs. 10 and 4a indicator 5) as taught by Masuda, with the image sensor as taught by Hatta and the AAPA in order to minimize the width of the image sensor chip, resulting in a more compact image sensor, which is particularly important in full-page-width imaging.

15 --Additionally, Ishii is found to teach both bonding pads having an exposed central surface area (fig. 2 indicator 9) and a passivation layer formed to cover an outer surface area of each of said bonding pads (fig. 2 indicator 10, col. 2 lines 10-13.) It would have been obvious to one of ordinary skill in the art at the time of the invention to provide for an exposed central surface area of the bonding pads, as well to cover an outer surface area of each of said bonding pads with a passivation layer as taught by Ishii, with the the image sensor as taught by Hatta, Masuda and the AAPA, in order to allow for

10

15

20

connection of the bonding wires to the bonding pad and for insulation of the substrate components, respectively.

Official Notice is taken regarding the etching of metal lines on a semiconductor substrate for the purposes of forming bonding pads, interconnects and trace runs; a practice that is well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time of the invention for the image sensor as taught by Hatta, Masuda, the AAPA, and Ishii to include a plurality of metal lines formed on the surface of said semiconductor substrate, each of said metal lines having an end connected to one of said bonding pad and another end connected to the circuitry peripheral to the photodiodes in order to be able to pass signal from the photodiodes to the bonding pads and eventually to circuitry external to the semiconductor substrate for additional processing, such as to a printing apparatus, an image memory or an image display device.

Regarding claim 11, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 11 (see the 103(a) rejection to claim 8 supra) including teaching an image sensor wherein said light-suppressing layer covers also said peripheral circuit section (figs. 1-3 indicator 7; col. 1 lines 24-26; in which Hatta teaches the light shielding plate prevents light from radiating to a part other than the imaging area.)

Regarding claim 12, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 12 (see the 103(a) rejection to claim 8 supra) including teaching an image sensor wherein said light-suppressing layer covers said

5

10

15

20

metal lines at least in a region sideward along said at least one photodiode group (figs. 1-3 indicator 7; col. 1 lines 24-26; in which Hatta teaches the light shielding plate prevents light from radiating to a part other than the imaging area.)

Regarding claim 17, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 5 (see the 103(a) rejection to claim 1 supra) including teaching an image sensor chip wherein said light-suppressing layer covers said metal lines at least in a region sideward along said at least one photodiode group (figs. 1-3 indicator 17; figs. 16 and 17 indicator 7; col. 1 lines 24-26; in which Hatta teaches the light shielding plate prevents light from radiating to a part other than the imaging area) and an edge portion of each of said bonding pads (figs. 1-3 indicators 15 and 17; figs. 16 and 17 indicators 4 and 7.)

Claims 3, 9, 10, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Hatta (US 5,087,964), in view of Masuda et al. (US 5,249,055), in view of Ishii et al. (US 6,022,792), in view of Examiner's Official Notice, in further view of Miwada (US 5,220,210.)

Regarding claim 3, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 3 (see the 103(a) rejection to claim 1 supra) except for teaching an image sensor chip wherein each of said bonding pads is disposed outer than said peripheral circuit section with respect to the longitudinal direction.

Nevertheless, Miwada is found to teach a similar linear image sensor in which the bonding pads are disposed outer than a circuit region with respect to the longitudinal

5

10

15

20

direction (figs. 1 and 2 indicators a_n; col. 2 line 65 – col. 3 line 2.) It would have been obvious to one of ordinary skill in the art at the time of the invention to locate the bonding pads outer a peripheral circuit section as taught by Miwada, with the configuration as taught in claim 1 in which the peripheral circuit section is disposed outer an image pickup section, with respect to the longitudinal direction, in order to allow for further reduction in the width of the elongated substrate.

Regarding claim 9, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 9 (see the 103(a) rejection to claim 8 supra) except for teaching an image sensor wherein all the bonding pads having exposed surfaces are formed on the surface of said semiconductor substrate outer than said at least one photodiode group with respect to the longitudinal direction of said semiconductor substrate.

Nevertheless, Miwada is found to teach a similar linear image sensor in which the bonding pads are formed on the surface of said semiconductor substrate outer than said at least one photodiode group with respect to the longitudinal direction of a semiconductor substrate (figs. 1 and 2 indicators a_n; col. 2 line 65 – col. 3 line 2.) It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teachings of Miwada with the image sensor as taught in claim 1, in order to allow for further reduction in the width of the elongated substrate.

Regarding claim 10, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 10 (see the 103(a) rejection to claim 8 supra) except for teaching an image sensor wherein each of said bonding pads is disposed

Application/Control Number: 09/892,506

Art Unit: 2612

5

10

15

20

outer than said peripheral circuit section with respect to the longitudinal direction of said semiconductor substrate.

Nevertheless, Miwada is found to teach a similar linear image sensor in which the bonding pads are disposed outer than a circuit region with respect to the longitudinal direction of a semiconductor substrate (figs. 1 and 2 indicators a_n ; col. 2 line 65 – col. 3 line 2.) It would have been obvious to one of ordinary skill in the art at the time of the invention to locate the bonding pads outer a peripheral circuit section as taught by Miwada, with the configuration as taught in claim 1 in which the peripheral circuit section is disposed outer an image pickup section, with respect to the longitudinal direction, in order to allow for further reduction in the width of the elongated substrate.

Regarding claim 15, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 15 (see the 103(a) rejection to claim 8 supra) except for teaching an image sensor wherein each said lead electrode is disposed outer than said image pickup section with respect to the longitudinal direction of said semiconductor substrate.

Nevertheless, Miwada is found to teach lead electrodes being disposed outer than an image pickup section with respect to the longitudinal direction of the semiconductor substrate (fig. 1 indicators 3-n.) It would have been obvious to one of ordinary skill in the art at the time of the invention to locate the lead electrodes outer than an image pickup section with respect to the longitudinal direction of the semiconductor substrate as taught by Miwada, with the image sensor as taught by the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice, in order to further coincide

5

10

15

20

with the bonding pads, which are located outer than the photodiode group with respect to the longitudinal direction of the semiconductor substrate of the image sensor as taught in claim 8, and therefore requiring even less wiring due to a shorter distance, as well as potentially less chance of requiring wires to cross.

Regarding claim 16, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 16 (see the 103(a) rejection to claim 8 supra) except for teaching an image sensor wherein each said lead electrode is disposed outer than said peripheral circuit section with respect to the longitudinal direction of said semiconductor substrate. However, it is further noted that Masuda is found to disclose the peripheral circuit section outer than the image pickup section with respect to the longitudinal direction (figs. 10 and 4a indicator 7), includes both the image pickup section and the peripheral circuit section on the same semiconductor substrate (fig. 10 indicator 3; col. 1 lines 27-39.)

Miwada teaches the lead electrodes being disposed outer to the circuit region of the sensor chip with respect to the longitudinal direction of said semiconductor substrate (fig. 1, indicators 3, 2 and 10, respectively.) It would have been obvious to one of ordinary skill in the art at the time of the invention to locate the lead electrodes outer than the semiconductor substrate, with respect to the longitudinal direction as taught by Miwada, with the image sensor, which includes the peripheral circuit section as part of the semiconductor substrate, as taught by the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice, in order to further coincide with the bonding pads, which are located outer than the photodiode group and the peripheral circuit section with respect

Application/Control Number: 09/892,506

Art Unit: 2612

5

10

15

20

to the longitudinal direction of the semiconductor substrate of the image sensor as taught above, and therefore requiring even less wiring due to a shorter distance, as well as potentially less chance of requiring wires to cross.

Page 16

Claims 6 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant Admitted Prior Art (AAPA) in view of Hatta (US 5,087,964), in view of Masuda et al. (US 5,249,055), in view of Ishii et al. (US 6,022,792), in view of Examiner's Official Notice, in further view of Kawai et al. (US 6,078,685), in further view of Phillips et al. (5,773,814.)

Regarding claim 6, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice teach all the limitations of claim 6 (see the 103(a) rejection to claim 1 supra) except for teaching an image sensor chip wherein said image pickup section includes four photodiode groups juxtaposed along a direction crossing the longitudinal direction, said peripheral circuit section includes an output amplifier provided for each said charge transfer element and electrically connected to an output terminal of a corresponding charge transfer element, and the linear image sensor chip further comprises a color filter array disposed for each of three photodiode groups of said four photodiode groups, said color filter arrays generally constituting a multicolor color filter array necessary for taking a color image.

Nevertheless, Kawai is found to teach a plurality of light receiving units having a plurality of color filters, which include peripheral circuit sections that include output amplifiers for each charge transfer element and are electrically connected to an output

5

10

15

20

terminal of the corresponding charge transfer element (figs. 2 and 3; col. 1 line 33 – col. 2 line16.) It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teachings of Kawai, with the linear image sensor chip as taught by the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice, in order to capture color images, while still attempting to minimize the width of the image sensor chip through placement of the peripheral circuit components.

Further, Phillips teaches an image sensor in which the image pickup section includes four sensor array groups juxtaposed along a direction crossing the longitudinal direction (fig. 6A and fig. 1 indicator 118), which also includes color filters disposed for three of the four sensor array groups, with the color filters generally constituting the multicolor color filter configuration necessary for taking a color image, and the fourth sensor array group not having a filter so that black and white or grayscale image capture can be performed (fig. 6A; col. 7 lines 7-38.) It would have been further obvious to one of ordinary skill in the art at the time of the invention to incorporate the four sensor array groups, with three of the four groups having color filters combinations necessary for taking a color image as taught by Phillips, with the linear image sensor chip as taught by the AAPA, Hatta, Masuda, Ishii, Examiner' Official Notice and Kawai, so that the linear image sensor chip can be employed for black and white or grayscale image capture, in addition to the capture of color images.

Regarding claim 13, the AAPA, Hatta, Masuda, Ishii, and Examiner' Official

Notice teach all the limitations of claim 13 (see the 103(a) rejection to claim 8 supra)

except for teaching an image sensor wherein said image pickup section includes four

Page 18

Application/Control Number: 09/892,506

Art Unit: 2612

5

10

15

20

photodiode groups juxtaposed along a direction crossing the longitudinal direction of said semiconductor substrate, said peripheral circuit section includes an output amplifier provided for each said charge transfer element and electrically connected to an output terminal of a corresponding charge transfer element, and said linear image sensor chip further comprises a color filter array disposed for each of three photodiode groups of said four photodiode groups, said color filter arrays generally constituting a multicolor color filter array necessary for taking a color image.

Nevertheless, Kawai is found to teach a plurality of light receiving units having a plurality of color filters, which include peripheral circuit sections that include output amplifiers for each charge transfer element and are electrically connected to an output terminal of the corresponding charge transfer element (figs. 2 and 3; col. 1 line 33 – col. 2 line16.) It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teachings of Kawai, with the linear image sensor as taught by the AAPA, Hatta, Masuda, Ishii, and Examiner' Official Notice, in order to capture color images, while still attempting to minimize the width of the image sensor through placement of the peripheral circuit components.

Further, Phillips teaches an image sensor in which the image pickup section includes four sensor array groups juxtaposed along a direction crossing the longitudinal direction (fig. 6A and fig. 1 indicator 118), which also includes color filters disposed for three of the four sensor array groups, with the color filters generally constituting the multicolor color filter configuration necessary for taking a color image, and the fourth sensor array group not having a filter so that black and white or grayscale image

5

15

20

capture can be performed (fig. 6A; col. 7 lines 7-38.) It would have been further obvious to one of ordinary skill in the art at the time of the invention to incorporate the four sensor array groups, with three of the four groups having color filters combinations necessary for taking a color image as taught by Phillips, with the linear image sensor as taught by the AAPA, Hatta, Masuda, Ishii, Examiner' Official Notice and Kawai, so that the linear image sensor chip can be employed for black and white or grayscale image capture, in addition to the capture of color images.

Claims 7 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable

over Applicant Admitted Prior Art (AAPA) in view of Hatta (US 5,087,964), in view of

Masuda et al. (US 5,249,055), in view of Ishii et al. (US 6,022,792), in view of

Examiner's Official Notice, in view of Kawai et al. (US 6,078,685), in view of Phillips et
al. (5,773,814), in further view of Sakamoto et al. (US 5,648,653.)

Regarding claim 7, the AAPA, Hatta, Masuda, Ishii, Examiner' Official Notice,

Kawai and Phillips teach all the limitations of claim 7 (see the 103(a) rejection to claim 6

supra) except for teaching an image sensor chip further comprising a color filter array

disposed above remaining one of said four photodiode groups.

Nevertheless, Sakamoto teaches employing four color filters disposed above four image sensors groups, with the fourth filter converting infrared (figs. 1 and 2; col. 3 line 46 – col. 4 line 39.) It would have been obvious to one of ordinary skill in the art at the time of the invention to arrange four color filters above four image sensors groups as taught by Sakamoto, with the image sensor chip as taught by the AAPA, Hatta, Masuda.

10

15

20

Ishii, Examiner' Official Notice, Kawai and Phillips, so that the linear image sensor chip can be employed for color or black and white or grayscale image capture, in addition to the capture of images in the visible and invisible regions.

Regarding claim 14, the AAPA, Hatta, Masuda, Ishii, Examiner' Official Notice, Kawai and Phillips teach all the limitations of claim 14 (see the 103(a) rejection to claim 13 supra) except for teaching an image sensor further comprising a color filter array disposed above remaining one of said four photodiode groups.

Nevertheless, Sakamoto teaches employing four color filters disposed above four image sensors groups, with the fourth filter converting infrared (figs. 1 and 2; col. 3 line 46 – col. 4 line 39.) It would have been obvious to one of ordinary skill in the art at the time of the invention to arrange four color filters above four image sensors groups as taught by Sakamoto, with the image sensor as taught by the AAPA, Hatta, Masuda, Ishii, Examiner' Official Notice, Kawai and Phillips, so that the linear image sensor chip can be employed for color or black and white or grayscale image capture, in addition to the capture of images in the visible and invisible regions.

Contact

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gary C. Vieaux whose telephone number is 571-272-7318. The examiner can normally be reached on Monday - Friday, 8:00am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, NgocYen T. Vu can be reached on 571-272-7320. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for
published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Gary C. Vieaux Examiner Art Unit 2622

Gcv2

PRIMARY EXAMINER